

FIG. 1A




FIG. 1B




FIG . 2






FIG . 3A**FIG . 3B**

DEVICES ACCESSED
AT THE SAME TIME
(X 64 BITS)

FIG . 4A DQ, DQS, CLK







FIG . 4B T-branch

FIG. 5
 DQ@WRITE: LATCH BY CLK (CENTER ALIGNED)
 DQ@READ: LATCH BY DQS (CENTER ALIGNED)
 CA@REGISTER: LATCH BY CACLK
 CA@DRAM: LATCH BY CLK








FIG . 8A DQ, DQS, CLK




FIG . 8B Command/Address





FIG . 9


FIG . 10



FIG . 11A**FIG . 11B**

FIG . 12




FIG . 13A




FIG . 13C




FIG . 13B




FIG . 13D






FIG . 14a Point to Point
PRIOR ART




FIG . 14b CONVENTIONAL STUBLESS
CONFIGURATION
PRIOR ART




FIG . 14c DIRECT STUBLESS CONFIGURATION
PRIOR ART

FIG . 15A
DEVICES ACCESSED
AT THE SAME TIME
(X64 BITS)




FIG . 15B
Command/Address




FIG . 16A




FIG . 16B




FIG. 17




FIG . 18




FIG . 19A




FIG . 19B





FIG . 20

FIG . 21A





FIG . 21B

HEAT PIPE BUILT-IN CONNECTOR





115**FIG . 22A****FIG . 22B**

FIG . 23





FIG . 24


FIG . 25


FIG . 26


FIG . 27



FIG . 28

FIG . 29A**FIG . 29B**